<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	
	>
<channel>
	<title>Comments on: FPGA-based Ethernet switches</title>
	<atom:link href="http://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/feed/" rel="self" type="application/rss+xml" />
	<link>https://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/</link>
	<description>All about electronics and circuit design</description>
	<lastBuildDate>Tue, 07 Apr 2026 21:53:31 +0000</lastBuildDate>
		<sy:updatePeriod>hourly</sy:updatePeriod>
		<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.9.14</generator>
	<item>
		<title>By: die casting America</title>
		<link>https://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/comment-page-1/#comment-16141</link>
		<dc:creator><![CDATA[die casting America]]></dc:creator>
		<pubDate>Thu, 02 Jan 2014 13:03:10 +0000</pubDate>
		<guid isPermaLink="false">http://www.epanorama.net/blog/?p=5801#comment-16141</guid>
		<description><![CDATA[Whats up! I just would like to give a huge thumbs up for the good info you]]></description>
		<content:encoded><![CDATA[<p>Whats up! I just would like to give a huge thumbs up for the good info you</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: toggle switch</title>
		<link>https://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/comment-page-1/#comment-16140</link>
		<dc:creator><![CDATA[toggle switch]]></dc:creator>
		<pubDate>Thu, 14 Nov 2013 20:25:54 +0000</pubDate>
		<guid isPermaLink="false">http://www.epanorama.net/blog/?p=5801#comment-16140</guid>
		<description><![CDATA[I have a notable synthetic eye regarding fine detail and can foresee difficulties just before they will happen.]]></description>
		<content:encoded><![CDATA[<p>I have a notable synthetic eye regarding fine detail and can foresee difficulties just before they will happen.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: 10G FPGA NIC</title>
		<link>https://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/comment-page-1/#comment-16139</link>
		<dc:creator><![CDATA[10G FPGA NIC]]></dc:creator>
		<pubDate>Fri, 18 Oct 2013 07:36:25 +0000</pubDate>
		<guid isPermaLink="false">http://www.epanorama.net/blog/?p=5801#comment-16139</guid>
		<description><![CDATA[We delivers near wire speed performance for small and full size packets at 10G FPGA NIC, 10gbe Ethernet, 10gbe fiber nic and 40G MAC, Ultra Low-Latency rate.]]></description>
		<content:encoded><![CDATA[<p>We delivers near wire speed performance for small and full size packets at 10G FPGA NIC, 10gbe Ethernet, 10gbe fiber nic and 40G MAC, Ultra Low-Latency rate.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: tomi</title>
		<link>https://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/comment-page-1/#comment-16137</link>
		<dc:creator><![CDATA[tomi]]></dc:creator>
		<pubDate>Thu, 14 Mar 2013 06:18:55 +0000</pubDate>
		<guid isPermaLink="false">http://www.epanorama.net/blog/?p=5801#comment-16137</guid>
		<description><![CDATA[I have been designing all kinds of networking equipment many years. Including systems that have used FPGA in then.
Then I have followed the field quite much. Lots of my experience comes from that...]]></description>
		<content:encoded><![CDATA[<p>I have been designing all kinds of networking equipment many years. Including systems that have used FPGA in then.<br />
Then I have followed the field quite much. Lots of my experience comes from that&#8230;</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: GLC-SX-MM</title>
		<link>https://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/comment-page-1/#comment-16136</link>
		<dc:creator><![CDATA[GLC-SX-MM]]></dc:creator>
		<pubDate>Thu, 14 Mar 2013 01:20:33 +0000</pubDate>
		<guid isPermaLink="false">http://www.epanorama.net/blog/?p=5801#comment-16136</guid>
		<description><![CDATA[Useful post! Actually been having a look all around for a long time for some-thing like this. From where did you access the expertise originally from? Can you upload a few more websites for additional research. GLC-SX-MM http://www.netwerking.co.uk/GLC-SX-MM-CISCO-OEM]]></description>
		<content:encoded><![CDATA[<p>Useful post! Actually been having a look all around for a long time for some-thing like this. From where did you access the expertise originally from? Can you upload a few more websites for additional research. GLC-SX-MM <a href="http://www.netwerking.co.uk/GLC-SX-MM-CISCO-OEM" rel="nofollow">http://www.netwerking.co.uk/GLC-SX-MM-CISCO-OEM</a></p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tear-Down of an HP ProCurve 2824 Ethernet Switch &#171; Tomi Engdahl&#8217;s ePanorama blog</title>
		<link>https://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/comment-page-1/#comment-16135</link>
		<dc:creator><![CDATA[Tear-Down of an HP ProCurve 2824 Ethernet Switch &#171; Tomi Engdahl&#8217;s ePanorama blog]]></dc:creator>
		<pubDate>Mon, 18 Feb 2013 11:21:39 +0000</pubDate>
		<guid isPermaLink="false">http://www.epanorama.net/blog/?p=5801#comment-16135</guid>
		<description><![CDATA[[...] on technology in inside Ethernet switch check also my ethernet switch related blog postings. My FPGA-based Ethernet switches posting had an Ethernet switch block diagram that seems to match quite closely to the circuit board [...] ]]></description>
		<content:encoded><![CDATA[<p>[...] on technology in inside Ethernet switch check also my ethernet switch related blog postings. My FPGA-based Ethernet switches posting had an Ethernet switch block diagram that seems to match quite closely to the circuit board [...] </p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tazman</title>
		<link>https://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/comment-page-1/#comment-16134</link>
		<dc:creator><![CDATA[Tazman]]></dc:creator>
		<pubDate>Fri, 12 Oct 2012 09:17:26 +0000</pubDate>
		<guid isPermaLink="false">http://www.epanorama.net/blog/?p=5801#comment-16134</guid>
		<description><![CDATA[As every time cosmic level of writing. Great wishes from a Juniper maniac. Good materials. Very creative blog. Congratulations. Give us more inspirations in the coming weeks.]]></description>
		<content:encoded><![CDATA[<p>As every time cosmic level of writing. Great wishes from a Juniper maniac. Good materials. Very creative blog. Congratulations. Give us more inspirations in the coming weeks.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Ethernet trends &#171; Tomi Engdahl&#8217;s ePanorama blog</title>
		<link>https://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/comment-page-1/#comment-16133</link>
		<dc:creator><![CDATA[Ethernet trends &#171; Tomi Engdahl&#8217;s ePanorama blog]]></dc:creator>
		<pubDate>Wed, 13 Jun 2012 06:19:22 +0000</pubDate>
		<guid isPermaLink="false">http://www.epanorama.net/blog/?p=5801#comment-16133</guid>
		<description><![CDATA[[...] As Ethernet displaces proprietary field buses to facilitate the operation of the digital factory. Ethernet switches are the ubiquitous building block of any intelligent network. Ethernet has also become the de facto networking technology in industrial automation even in [...] ]]></description>
		<content:encoded><![CDATA[<p>[...] As Ethernet displaces proprietary field buses to facilitate the operation of the digital factory. Ethernet switches are the ubiquitous building block of any intelligent network. Ethernet has also become the de facto networking technology in industrial automation even in [...] </p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Horacio Nimick</title>
		<link>https://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/comment-page-1/#comment-16132</link>
		<dc:creator><![CDATA[Horacio Nimick]]></dc:creator>
		<pubDate>Thu, 15 Mar 2012 12:41:41 +0000</pubDate>
		<guid isPermaLink="false">http://www.epanorama.net/blog/?p=5801#comment-16132</guid>
		<description><![CDATA[I merely was given a brand new iPhone and i am pretty pleased. I am seeking to locate and set up all form of superb applications and helpful programs.]]></description>
		<content:encoded><![CDATA[<p>I merely was given a brand new iPhone and i am pretty pleased. I am seeking to locate and set up all form of superb applications and helpful programs.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2011/10/17/fpga-based-ethernet-switches/comment-page-1/#comment-16131</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Wed, 28 Dec 2011 08:42:06 +0000</pubDate>
		<guid isPermaLink="false">http://www.epanorama.net/blog/?p=5801#comment-16131</guid>
		<description><![CDATA[Tips and Tricks --Honing Ethernet for new prioritization, timing duties using the Vitesse Serval switch
http://www.eetimes.com/design/communications-design/4233571/Tips-and-Tricks--Honing-Ethernet-for-new-prioritization--timing-duties-using-the-Vitesse-Serval-switch?Ecosystem=communications-design

When Ethernet switches first were employed in the telco central office, existing Layer 2/Layer 3 switches for the LAN were simply scaled up to offer more ports and faster speeds per port, and in many cases that worked just fine.  But the development of new standards for packet prioritization and fault resilience, the product of such organizations as IEEE, Internet Engineering Task Force, and Metro Ethernet Forum, has tasked the network-interface OEM with new requirements for service-aware support at the network demarcation point.

By relying on Ethernet as the underlying common Layer 2 protocol, service providers not only flatten their own networks, but also allow their customers to enable unified services across multiple operators.  One access device thus can link with many operators.

New generations of switch, MAC, and physical-layer chips for Ethernet, such as Vitesse Semiconductor Corp.&#039;s Serval switch, address the new QoS and timing demands.  Serval integrates a MIPS processor to support advanced features such as multiple packet queuing policies, and has an on-board ternary CAM memory to aid in Layer 3 classification.  As a result the switch can support any combination of MPLS, MPLS-TP, and traditional bridging.

Network timing is critically important at the edge of the network, for insuring consistent and accurate SLAs.  Serval supports 1588v2]]></description>
		<content:encoded><![CDATA[<p>Tips and Tricks &#8211;Honing Ethernet for new prioritization, timing duties using the Vitesse Serval switch<br />
<a href="http://www.eetimes.com/design/communications-design/4233571/Tips-and-Tricks--Honing-Ethernet-for-new-prioritization--timing-duties-using-the-Vitesse-Serval-switch?Ecosystem=communications-design" rel="nofollow">http://www.eetimes.com/design/communications-design/4233571/Tips-and-Tricks&#8211;Honing-Ethernet-for-new-prioritization&#8211;timing-duties-using-the-Vitesse-Serval-switch?Ecosystem=communications-design</a></p>
<p>When Ethernet switches first were employed in the telco central office, existing Layer 2/Layer 3 switches for the LAN were simply scaled up to offer more ports and faster speeds per port, and in many cases that worked just fine.  But the development of new standards for packet prioritization and fault resilience, the product of such organizations as IEEE, Internet Engineering Task Force, and Metro Ethernet Forum, has tasked the network-interface OEM with new requirements for service-aware support at the network demarcation point.</p>
<p>By relying on Ethernet as the underlying common Layer 2 protocol, service providers not only flatten their own networks, but also allow their customers to enable unified services across multiple operators.  One access device thus can link with many operators.</p>
<p>New generations of switch, MAC, and physical-layer chips for Ethernet, such as Vitesse Semiconductor Corp.&#8217;s Serval switch, address the new QoS and timing demands.  Serval integrates a MIPS processor to support advanced features such as multiple packet queuing policies, and has an on-board ternary CAM memory to aid in Layer 3 classification.  As a result the switch can support any combination of MPLS, MPLS-TP, and traditional bridging.</p>
<p>Network timing is critically important at the edge of the network, for insuring consistent and accurate SLAs.  Serval supports 1588v2</p>
]]></content:encoded>
	</item>
</channel>
</rss>
