<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	
	>
<channel>
	<title>Comments on: Basic CPU</title>
	<atom:link href="http://www.epanorama.net/blog/2015/08/20/basic-cpu/feed/" rel="self" type="application/rss+xml" />
	<link>https://www.epanorama.net/blog/2015/08/20/basic-cpu/</link>
	<description>All about electronics and circuit design</description>
	<lastBuildDate>Tue, 14 Apr 2026 18:15:26 +0000</lastBuildDate>
		<sy:updatePeriod>hourly</sy:updatePeriod>
		<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.9.14</generator>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2015/08/20/basic-cpu/comment-page-1/#comment-1427813</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Thu, 20 Aug 2015 11:08:14 +0000</pubDate>
		<guid isPermaLink="false">http://www.epanorama.net/newepa/?p=33654#comment-1427813</guid>
		<description><![CDATA[Learning Verilog for FPGAs: The Tools and Building an Adder
http://hackaday.com/2015/08/19/learning-verilog-on-a-25-fpga-part-i/]]></description>
		<content:encoded><![CDATA[<p>Learning Verilog for FPGAs: The Tools and Building an Adder<br />
<a href="http://hackaday.com/2015/08/19/learning-verilog-on-a-25-fpga-part-i/" rel="nofollow">http://hackaday.com/2015/08/19/learning-verilog-on-a-25-fpga-part-i/</a></p>
]]></content:encoded>
	</item>
</channel>
</rss>
