<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	
	>
<channel>
	<title>Comments on: FPGA dev boards</title>
	<atom:link href="http://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/feed/" rel="self" type="application/rss+xml" />
	<link>https://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/</link>
	<description>All about electronics and circuit design</description>
	<lastBuildDate>Wed, 22 Apr 2026 08:40:06 +0000</lastBuildDate>
		<sy:updatePeriod>hourly</sy:updatePeriod>
		<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.9.14</generator>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/comment-page-1/#comment-1873880</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Mon, 23 Mar 2026 14:14:30 +0000</pubDate>
		<guid isPermaLink="false">https://www.epanorama.net/blog/?p=186664#comment-1873880</guid>
		<description><![CDATA[https://hackaday.com/2026/03/22/the-3dfx-voodoo-lives-again-in-an-fpga/]]></description>
		<content:encoded><![CDATA[<p><a href="https://hackaday.com/2026/03/22/the-3dfx-voodoo-lives-again-in-an-fpga/" rel="nofollow">https://hackaday.com/2026/03/22/the-3dfx-voodoo-lives-again-in-an-fpga/</a></p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/comment-page-1/#comment-1864695</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Sun, 02 Nov 2025 12:24:07 +0000</pubDate>
		<guid isPermaLink="false">https://www.epanorama.net/blog/?p=186664#comment-1864695</guid>
		<description><![CDATA[https://fpgatek.com/?page_id=6490
37 VHDL Elements Every Serious FPGA Engineer Must Know
Plus — a free 30-minute video training where I reveal the Standard Coding Template I use to make every FPGA design work exactly as simulated.]]></description>
		<content:encoded><![CDATA[<p><a href="https://fpgatek.com/?page_id=6490" rel="nofollow">https://fpgatek.com/?page_id=6490</a><br />
37 VHDL Elements Every Serious FPGA Engineer Must Know<br />
Plus — a free 30-minute video training where I reveal the Standard Coding Template I use to make every FPGA design work exactly as simulated.</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/comment-page-1/#comment-1854580</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Tue, 27 May 2025 08:31:49 +0000</pubDate>
		<guid isPermaLink="false">https://www.epanorama.net/blog/?p=186664#comment-1854580</guid>
		<description><![CDATA[https://hackaday.com/2025/05/26/vintage-intel-8080-runs-on-a-modern-fpga/]]></description>
		<content:encoded><![CDATA[<p><a href="https://hackaday.com/2025/05/26/vintage-intel-8080-runs-on-a-modern-fpga/" rel="nofollow">https://hackaday.com/2025/05/26/vintage-intel-8080-runs-on-a-modern-fpga/</a></p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/comment-page-1/#comment-1833900</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Sat, 10 Aug 2024 16:38:58 +0000</pubDate>
		<guid isPermaLink="false">https://www.epanorama.net/blog/?p=186664#comment-1833900</guid>
		<description><![CDATA[https://hackaday.com/2024/08/10/what-is-systemverilog-really/]]></description>
		<content:encoded><![CDATA[<p><a href="https://hackaday.com/2024/08/10/what-is-systemverilog-really/" rel="nofollow">https://hackaday.com/2024/08/10/what-is-systemverilog-really/</a></p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/comment-page-1/#comment-1829856</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Mon, 10 Jun 2024 21:37:54 +0000</pubDate>
		<guid isPermaLink="false">https://www.epanorama.net/blog/?p=186664#comment-1829856</guid>
		<description><![CDATA[https://hackaday.com/2024/06/07/comparing-x86-and-68000-in-an-fpga/]]></description>
		<content:encoded><![CDATA[<p><a href="https://hackaday.com/2024/06/07/comparing-x86-and-68000-in-an-fpga/" rel="nofollow">https://hackaday.com/2024/06/07/comparing-x86-and-68000-in-an-fpga/</a></p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/comment-page-1/#comment-1827023</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Tue, 07 May 2024 06:35:10 +0000</pubDate>
		<guid isPermaLink="false">https://www.epanorama.net/blog/?p=186664#comment-1827023</guid>
		<description><![CDATA[https://hackaday.com/2024/05/06/peering-inside-the-tang-fpga/]]></description>
		<content:encoded><![CDATA[<p><a href="https://hackaday.com/2024/05/06/peering-inside-the-tang-fpga/" rel="nofollow">https://hackaday.com/2024/05/06/peering-inside-the-tang-fpga/</a></p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/comment-page-1/#comment-1826710</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Thu, 02 May 2024 11:28:55 +0000</pubDate>
		<guid isPermaLink="false">https://www.epanorama.net/blog/?p=186664#comment-1826710</guid>
		<description><![CDATA[https://hackaday.com/2024/05/01/manta-an-open-on-fpga-debug-interface/]]></description>
		<content:encoded><![CDATA[<p><a href="https://hackaday.com/2024/05/01/manta-an-open-on-fpga-debug-interface/" rel="nofollow">https://hackaday.com/2024/05/01/manta-an-open-on-fpga-debug-interface/</a></p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/comment-page-1/#comment-1814353</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Tue, 26 Sep 2023 14:12:39 +0000</pubDate>
		<guid isPermaLink="false">https://www.epanorama.net/blog/?p=186664#comment-1814353</guid>
		<description><![CDATA[https://hackaday.com/2023/09/13/fpga-runs-ibm-5151-mda-display/]]></description>
		<content:encoded><![CDATA[<p><a href="https://hackaday.com/2023/09/13/fpga-runs-ibm-5151-mda-display/" rel="nofollow">https://hackaday.com/2023/09/13/fpga-runs-ibm-5151-mda-display/</a></p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/comment-page-1/#comment-1807749</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Tue, 04 Jul 2023 15:46:10 +0000</pubDate>
		<guid isPermaLink="false">https://www.epanorama.net/blog/?p=186664#comment-1807749</guid>
		<description><![CDATA[https://m.facebook.com/story.php?story_fbid=pfbid0cavVis7pPRjdqauVBS4vagGNGMLvAKwA6onzvtn4C9u22MFwhDPrbKzW9sC32KV9l&amp;id=100076440972535
Have you ever wondered how professional FPGA designers handle large projects without running into issues?

Let me know if you want to know more about this, and I&#039;ll send you the link to download this report, where I&#039;ll share with you seven VHDL coding techniques that I&#039;ve used in all of my professional projects.

These techniques can help you write VHDL code that, despite its large size and complexity, will:

• Synthesize without difficulty;
• Run at the highest possible clock frequency;
• Use the smallest amount of FPGA resources possible;
• And not have any unexpected issues after programming the FPGA.

You can download this report from https://fpgatek.com/advanced-coding-techniques-for-fpga/

I highly recommend using these techniques for all of your VHDL code going forward. They&#039;ll save you time and energy when working on large projects.

Let me know if you want this, and I&#039;ll message you with more info. 

#FPGA #ProfessionalDesign #VHDL #CodingTechniques #EfficientCoding #FPGAResources #FPGACoding #FPGATEK #AdvancedCoding #FPGAProgramming]]></description>
		<content:encoded><![CDATA[<p><a href="https://m.facebook.com/story.php?story_fbid=pfbid0cavVis7pPRjdqauVBS4vagGNGMLvAKwA6onzvtn4C9u22MFwhDPrbKzW9sC32KV9l&#038;id=100076440972535" rel="nofollow">https://m.facebook.com/story.php?story_fbid=pfbid0cavVis7pPRjdqauVBS4vagGNGMLvAKwA6onzvtn4C9u22MFwhDPrbKzW9sC32KV9l&#038;id=100076440972535</a><br />
Have you ever wondered how professional FPGA designers handle large projects without running into issues?</p>
<p>Let me know if you want to know more about this, and I&#8217;ll send you the link to download this report, where I&#8217;ll share with you seven VHDL coding techniques that I&#8217;ve used in all of my professional projects.</p>
<p>These techniques can help you write VHDL code that, despite its large size and complexity, will:</p>
<p>• Synthesize without difficulty;<br />
• Run at the highest possible clock frequency;<br />
• Use the smallest amount of FPGA resources possible;<br />
• And not have any unexpected issues after programming the FPGA.</p>
<p>You can download this report from <a href="https://fpgatek.com/advanced-coding-techniques-for-fpga/" rel="nofollow">https://fpgatek.com/advanced-coding-techniques-for-fpga/</a></p>
<p>I highly recommend using these techniques for all of your VHDL code going forward. They&#8217;ll save you time and energy when working on large projects.</p>
<p>Let me know if you want this, and I&#8217;ll message you with more info. </p>
<p>#FPGA #ProfessionalDesign #VHDL #CodingTechniques #EfficientCoding #FPGAResources #FPGACoding #FPGATEK #AdvancedCoding #FPGAProgramming</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Tomi Engdahl</title>
		<link>https://www.epanorama.net/blog/2020/09/08/fpga-dev-boards/comment-page-1/#comment-1807329</link>
		<dc:creator><![CDATA[Tomi Engdahl]]></dc:creator>
		<pubDate>Sat, 01 Jul 2023 19:36:22 +0000</pubDate>
		<guid isPermaLink="false">https://www.epanorama.net/blog/?p=186664#comment-1807329</guid>
		<description><![CDATA[Fudan Micro JFM7K325T is a clone of AMD Embedded Kintex 7 325T FPGA
https://www.cnx-software.com/2023/06/21/fudan-micro-jfm7k325t-is-a-clone-of-amd-embedded-kintex-7-325t-fpga/

Shanghai Fudan Microelectronics Group, also known as FMSH, has designed a clone of the AMD Embedded (previously Xilinx) Kintex 7 325T FPGA found in some boards and modules in mainland China.

We are used to seeing clones or fakes of the STM32 microcontrollers, but somebody called “whatever” on Twitter noted a full-featured board based on a clone of the Kintex-7 325T FPGA with 326,080 LUTS and 16 transceivers.]]></description>
		<content:encoded><![CDATA[<p>Fudan Micro JFM7K325T is a clone of AMD Embedded Kintex 7 325T FPGA<br />
<a href="https://www.cnx-software.com/2023/06/21/fudan-micro-jfm7k325t-is-a-clone-of-amd-embedded-kintex-7-325t-fpga/" rel="nofollow">https://www.cnx-software.com/2023/06/21/fudan-micro-jfm7k325t-is-a-clone-of-amd-embedded-kintex-7-325t-fpga/</a></p>
<p>Shanghai Fudan Microelectronics Group, also known as FMSH, has designed a clone of the AMD Embedded (previously Xilinx) Kintex 7 325T FPGA found in some boards and modules in mainland China.</p>
<p>We are used to seeing clones or fakes of the STM32 microcontrollers, but somebody called “whatever” on Twitter noted a full-featured board based on a clone of the Kintex-7 325T FPGA with 326,080 LUTS and 16 transceivers.</p>
]]></content:encoded>
	</item>
</channel>
</rss>
